Synopsys – Latency Prediction for On-chip Communication

06-12-2018 - When placing components on a chip one is faced with several objectives. A major objective is that the length of the connections between the components should be minimal. For this aspect heuristic algorithms are available. Another objective is that the envisioned clock frequency can be met, or at least have the smallest violation. This frequency is